

**(19) World Intellectual Property Organization**  
International Bureau



**(43) International Publication Date**  
**28 June 2001 (28.06.2001)**

**(10) International Publication Number**  
**WO 01/47039 A1**

## PCT

- (51) **International Patent Classification<sup>7</sup>:** H01L 33/00, (74) **Agents:** OGONOWSKY, Brian, D. et al.; Suite 700, 25 27/15 Metro Drive, San Jose, CA 95110 (US).

(21) **International Application Number:** PCT/US00/35303 (81) **Designated States (*national*):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(22) **International Filing Date:** 21 December 2000 (21.12.2000) (84) **Designated States (*regional*):** ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(25) **Filing Language:** English

(26) **Publication Language:** English

(30) **Priority Data:** 09/470,450 22 December 1999 (22.12.1999) US

(71) **Applicant:** LUMILEDS LIGHTING, U.S., LLC [US/US]; MS 91/UK, 370 W. Trimble Road, San Jose, CA 95131 (US).

(72) **Inventors:** WIERER, Jonathan, J., Jr.; Apt. No. 204, 880 E. Fremont Avenue, Sunnyvale, CA 94087 (US). KRAMES, Michael, R.; 550 Front Lane, Mountain View, CA 94041 (US). STEIGERWALD, Daniel, A.; 10430-B Lockwood Drive, Cupertino, CA 95014 (US). KISH, Fred, A., Jr.; 5815 Newgate Court, San Jose, CA 95138 (US). RAJKOMAR, Pradeep; 4150 Normandale Drive, San Jose, CA 95118 (US).

**Published:**

  - *With international search report.*
  - *Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.*


*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

**Published:**

- *With international search report.*
- *Before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments.*

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

- (54) Title:** METHOD OF MAKING A III-NITRIDE LIGHT-EMITTING DEVICE WITH INCREASED LIGHT GENERATING CAPABILITY



- (57) Abstract:** The present invention is an inverted IN-nitride light-emitting device (LED) with enhanced total light generating capability. A large area device has an n-electrode that interposes the p-electrode metallization to provide low series resistance. The p-electrode metallization is opaque, highly reflective, and provides excellent current spreading. The p-electrode at the peak emission wavelength of the LED active region absorbs less than 25% of incident light per pass. A submount may be used to provide electrical and thermal connection between the LED die and the package. The submount material may be Si to provide electronic functionality such as voltage-compliance limiting operation. The entire device, including the LED-submount interface, is designed for low thermal resistance to allow for high current density operation. Finally the device may include a high-refractive-index ( $n > 1.8$ ) superstrate.

**WO 01/47039 A1**

METHOD OF MAKING A III-NITRIDE LIGHT-EMITTING DEVICE  
WITH INCREASED LIGHT GENERATING CAPABILITY

Field of the Invention

The present invention relates to semiconductor light emitting devices, and more particularly to III-nitride based light-emitting devices with improved light generating capability.

BACKGROUND OF THE INVENTION

A "III-nitride" material system is any combination of group III and group V elements, with nitrogen being the primary, group V element, to form semiconductors used in the fabrication of electronic or optoelectronic devices. This material system includes, but is not limited to, GaN, AlGaN, AlN, GaInN, AlGaInN, InN, GaInAsN, and GaInPN. The III-nitride material system is suitable for the fabrication of light-emitting devices (LEDs) that generate light with photon energies from the ultra-violet to the red spectral wavelength regimes. These LEDs include light-emitting diodes and laser diodes.

A III-nitride LED typically includes epitaxial layers deposited upon a suitable growth substrate to form a p-n junction via growth techniques, e.g. organometallic vapor-phase epitaxy. There are some unique challenges in the fabrication of III-nitride semiconductor devices. Because III-nitride substrates are not commercially available, the epitaxial growth is forced to occur upon non-lattice-matched substrates, e.g. sapphire or SiC. The epitaxy-up orientation of the conventional III-nitride LED die requires that light be extracted out the top surface, i.e. out through the p-type III-nitride layers. But, the high resistivity of p-type III-nitride layers, e.g. GaN, requires that metallization be deposited on the p-type material surface to provide sufficient current spreading. Because such metals absorb light, a very thin p-electrode metallization (e.g., Ni/Au) is typically used to allow light to escape through the top surface. However, even these thin semi-transparent layers absorb a significant amount of light. Assuming a typical thickness of 100Å of Au and neglecting Ni (which may be oxidized to form transparent NiO<sub>x</sub>), the amount of light absorbed in this semi-transparent p-electrode is ~25% per pass at  $\lambda = 500$  nm. At high current densities, the metallization thickness may need to be increased to maintain uniform current injection into the active region, and to avoid generating most of

the light in the vicinity of the wirebond pad. Increasing the metal thickness increases light absorption and reduces the extraction efficiency of the device. Clearly, this tradeoff should be avoided in the design of III-nitride LEDs for operations at high current densities ( $> 40 \text{ A/cm}^2$ , which is  $\sim 50 \text{ mA}$  into a  $\sim 0.35 \times 0.35 \text{ mm}^2$  junction area).

35 In Figure 1, Nakamura et. al., in U.S.P.N. 5,563,422, disclosed a typical prior art III-nitride LED employing a sapphire substrate. Undoped and doped III-nitride layers surround an active region. A non-planar device geometr3: is necessary where contact to both p and n regions occur on the same side (top) of the LED since the substrate is electrically insulating. Also, two wirebond pads are required on the top of the device.

40 The n-side wirebond pad is also an Ohmic electrode for making electrical connection to the III-nitride epi layers. The high resistivity of the p-type III-nitride layers requires current spreading to be provided by a thin semi-transparent (partially absorbing) NiAu Ohmic electrode that is electrically connected to the p-type III-nitride layers. Light extraction efficiency is limited by the amount of surface area covered by this Ohmic

45 electrode and by the bonding pads. The optical losses associated with the Ohmic and bondpad metal layers are accentuated by the light-guiding nature of the III-nitride materials ( $n \sim 2.4$ ) on the sapphire substrate ( $n \sim 1.8$ ).

Inoue, et. al., in EP 0 921 577 A1, disclosed a prior art III-nitride LED having an epitaxy-side down or inverted structure where the light escapes predominantly upwards

50 through a superstrate, i.e. the sapphire growth substrate. The device design conserves active junction area and provides for the smallest possible die size. The p electrode is made of Ni and Au, which are quite absorbing to visible light. Since this device lacks a highly reflective p-electrode metallization, it is limited in terms of light extraction efficiency and does not offer a significant improvement over the conventional (epitaxy-side up) device. Also, because the devices are small ( $< 400 \times 400 \mu\text{m}^2$ ) and use a small solder connection area to the package, they are limited in their light generating capability. Finally, this device suffers in efficiency from having guided light trapped within the III-nitride epi layers because of the low-refractive-index sapphire superstrate.

55

Kondoh et. al., in EP 0 926 744 A2, disclosed a prior art inverted III-nitride LED

60 using a sapphire superstrate. The p-type electrode is silver, which is very reflective in visible light and results in a device with higher light extraction efficiency compared to the device disclosed by Inoue et. al. However, Ag adhesion to III-nitride material is poor.

Upon annealing, Ag can conglomerate and destroy the integrity of the sheet Ohmic contact behavior and the reflectivity. Since the device is relatively small ( $<400 \times 400 \mu\text{m}^2$ ) and uses a small solder connection area to the package, it is limited in its light generating capability. Finally, this device suffers in efficiency from having guided light trapped within the III-nitride epi layers because of the low-refractive-index sapphire superstrate.

Mensz et. al., in Electronics Letters 33 (24) pp.2066-2068, disclosed a prior art inverted III-nitride LED using a sapphire superstrate. This device employs bi-layer metal p-electrodes, Ni/Al and Ni/Ag, that offer improved reflectivity compared with Ni/Au. However, these devices exhibited high forward voltages of 4.9 to 5.1V at 20mA in  $350 \times 350 \mu\text{m}^2$  devices. This yields a series resistance of  $\sim 100 \Omega$ , which is more than three times higher than that of devices with good Ohmic electrodes. The high series resistance severely limits the power conversion efficiency. Since these devices are small ( $<400 \times 400 \mu\text{m}^2$ ) and not mounted for low thermal resistance, they are limited in their light generating capability. Finally, these devices suffer in efficiency from having guided light trapped within the III-nitride epi layers because of the low-refractive-index sapphire superstrate.

Edmond et. al., in WIPO WO96/09653, disclosed a vertical injection III-nitride LED on a conducting SiC substrate, shown in Figure 2. A conductive buffer layer is required for Ohmic conduction from the III-nitride layers to the SiC substrate. The growth conditions required for a conductive buffer layer limits the growth conditions available for subsequent layers and thus restricts the quality, of the III-nitride active region layers. Also, the conductive buffer layer may introduce optical loss mechanisms that limit light extraction efficiency. Furthermore, the SiC substrate must be doped to provide high electrical conductivity ( $\rho < 0.2 \Omega\text{-cm}$ ) for low series resistance. Optical absorption resulting from SiC substrate dopants limits the light extraction efficiency of the device. These conditions result in a trade-off between series resistance and light extraction efficiency and serve to limit the electrical-to-optical power conversion efficiency of the LED in Figure 2.

## SUMMARY OF THE INVENTION

The present invention is an inverted III-nitride light-emitting device (LED) with enhanced total light generating capability. A large area ( $>400 \times 400 \text{ um}^2$ ) device has at least one n-electrode which interposes the p-electrode metallization to provide low series resistance. The p-electrode metallization is opaque, highly reflective, Ohmic (specific contact resistance less than  $10^{-2} \Omega \text{cm}^2$ ), and provides excellent current spreading. Light absorption in the p-electrode at the peak emission wavelength of the LED active region is less than 25 % per pass. An intermediate material or submount may be used to provide electrical and thermal connection between the LED die and the package. The submount material may be Si to provide electronic functionality such as voltage-compliance limiting operation, protection from electrostatic discharge (ESD), series-string LED arrays, and feedback-controlled light output. The entire device, including the LED-submount interface, is designed for low thermal resistance to allow for high current density operation. Finally, the device may include a high-refractive-index ( $n > 1.8$ ) substrate in which further improvements in light extraction efficiency are obtained.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure i shows a prior art III-nitride light emitting device with a sapphire substrate.

Figure 2 shows another prior art III-nitride light emitting device a SiC substrate.

Figure 3 shows maximum forward current as a function of the junction-to-ambient thermal resistance.

Figure 4 shows LED extraction efficiency as a function of p-electrode absorption.

Figure 5 shows light trapped in a prior art light-emitting device.

Figures 6a-b illustrate the plan and cross-sectional views of an embodiment of the present invention, respectively.

Figure 7 illustrates an embodiment of the present invention.

Figure 8 illustrates an embodiment of the present invention.

120 Figure 9 illustrates an embodiment of the present invention.

Figures 10a-b illustrate the plan and cross-sectional views of an embodiment of the present invention, respectively.

Figures 11a-b illustrate cross-sectional views of the embodiment shown in Figures 10a-b.

125 Figures 12a-b illustrate the plan views of an embodiment of the present invention, respectively.

Figures 13a-c illustrate alternate embodiments of the present invention.

Figure 14 shows extraction efficiency of GaN/SiC inverted LEDs, as a function of the SiC absorption coefficient.

130 Figure 15 illustrates an embodiment having an inverted pyramid design for the superstrate.

Figure 16 illustrates alternate embodiments for the submount.

Figure 17a-b illustrates multiple series-interconnected light emitting structures according to the present invention. Figure 17a shows a plan view of the structure. Figure  
135 17b shows the corresponding schematic diagram.

Figure 18 illustrates a multiple series-interconnected light emitting structure connected to the submount.

Figure 19 illustrates a flowchart for manufacturing the III-nitride LED.

Figure 20 illustrates a flowchart for attaching the III-nitride LED to a submount.

140

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

One fundamental limiting condition of LED operation is maximum junction temperature. The maximum junction temperature,  $T_{jmax}$ , is the temperature of the p-n

junction region at which breakdown or failure occurs in some part of the LED or its  
 145 housing. This breakdown often occurs as the glass transition temperature of an  
 encapsulating epoxy or lens is approached, causing loss of transparency and eventual  
 melting of these materials. With such a limit established,  $\Delta T_j$ , the temperature rise from  
 ambient to  $T_{jmax}$ , may be expressed as (assuming power conversion efficiency  $\ll 100\%$   
 which is true for present-day III-nitride devices),

$$150 \quad \Delta T_j \equiv T_{jmax} - T_a = I_{max} V_f \Theta_{j-a} \quad (1)$$

where  $T_a$  is the ambient temperature,  $I_{max}$  is the maximum operating current, and  
 $V_f$  is the forward voltage at that current, and  $\Theta_{j-a}$ , is the thermal resistance from the p-n  
 junction to ambient. Inserting a simplified expression for  $V_f$ , and re-writing yields

$$I_{max} = \Delta T_j / [\Theta_{j-a} (V_o + I_{max} R_s)] \quad (2)$$

155 where  $V_o$  is the turn-on voltage (approximately the III-nitride semiconductor  
 bandgap voltage) and  $R_s$  is the electrical series resistance of the device. Solving for  $I_{max}$   
 yields

$$I_{max} = \left[ \Delta T_j / (R_s \Theta_{j-a}) + \left( \frac{1}{2} V_o / R_s \right)^2 \right]^{1/2} - \frac{1}{2} V_o / R_s \quad (3)$$

Equation 3 is plotted in Figure 3 for the case of  $V_o = 2.5$  V (corresponding to an  
 160 energy bandgap of wavelength,  $\lambda \sim 500$  nm) and  $T_{jmax} = 130^\circ\text{C}$  for varying values of  $R_s$   
 and  $\Theta_{j-a}$ . The range of values of these parameters is consistent with die dimensions of  $\sim$   
 $1 \text{ mm}^2$  and with systems that are well designed for heat removal. The rank in importance  
 between  $R_s$  and  $\Theta_{j-a}$ , is determined by what portion of the graph in Figure 3 is governing  
 the application. However, in most cases in Figure 3, a  $\sim 5^\circ\text{C/W}$  reduction in thermal  
 165 resistance more efficiently increases  $I_{max}$  (and thus light output) than a  $\sim 0.5 \Omega$  drop in  
 series resistance. Because series resistance derives from finite contact resistances and  
 practical doping levels, it is difficult to reduce to arbitrarily low levels. Thus, it is clear  
 that thermal resistance is a significant lever arm for increasing  $I_{max}$  and that it must be  
 minimized to maximize light generating capability.

170 With  $I_{max}$ , fixed by the limitation on junction temperature, the maximum light  
 generating capability is described in Equation 4:

$$L_{\max} = \eta I_{\max} \quad (4)$$

$\eta$

where  $L_{\max}$  is the maximum light output in Watts and  $\eta$  is the slope efficiency of the LED in W/A. The slope efficiency is proportional to the external quantum efficiency, such that

$$\eta \sim \eta_{\text{ext}} = \eta_{\text{int}} C_{\text{ext}} \quad (5)$$

Where  $\eta_{\text{int}}$  is the internal quantum efficiency and  $C_{\text{ext}}$  is the light extraction efficiency of the LED. Thus, with a fixed active region efficiency ( $\eta_{\text{int}}$ ), maximum light generating capability is obtained by maximizing extraction efficiency.

180 Since both series resistance and thermal resistance of the LED die are inversely proportional to junction area, it is desirable to increase the die size to increase  $I_{\max}$ . Scaling up the die geometry arbitrarily runs into practical limitations of primary and secondary optics sizes and power dissipation capability of the LED package within a lighting system. Instead, the die size should be chosen to make efficient use of the allowable power dissipation provided by the LED package. In typical systems, junction-to-ambient thermal resistances are approximately  $\sim 60^\circ\text{C/W}$ , as described in Hofler et.al., 185 Electronics Letters 34, 1 (1998). A quick calculation puts an upper limit on the power dissipation of the LED package. Assuming an ambient temperature of  $40^\circ\text{C}$  and a  $T_{j\max}$  of  $130^\circ\text{C}$ , the maximum input power is  $(130 - 40)/60 = 1.5$  W. The maximum input power may be written

$$P_{\max} = I_{\max} V_f = I_f (V_o + I_{\max} R_s) = J_{\max} (V_o + J_{\max} \rho_s) A_{\text{die}} \quad (6)$$

where  $J_{\max}$  is the maximum forward current density in  $\text{A/cm}^2$ ,  $\rho_s$  is the die series resistivity in  $\Omega\text{-cm}^2$ , and  $A_{\text{die}}$  is the die area (in  $\text{cm}^2$ ). For efficient and cost-effective operation, reasonably high forward current densities are required. A suitable forward current density is  $50 \text{ A/cm}^2$ . For  $350 \times 350 \text{ } \mu\text{m}^2$  devices, a typical series resistance is  $\sim 30 \Omega$ , corresponding to a device resistivity on the order of  $\rho_s \sim 4 \times 10^{-2} \Omega \text{ cm}^2$ . Assuming 195 this same resistivity for Eqn.6, with  $J_{\max} = 50 \text{ A/cm}^2$ , and a  $V_o = 2.5 \text{ V}$  (corresponding to an energy bandgap of wavelength,  $\lambda \sim 500 \text{ nm}$ ), the required die area to achieve the maximum input power allowed by the package is  $6.7 \times 10^{-3} \text{ cm}^2$ , or  $\sim 800 \times 800 \text{ } \mu\text{m}^2$ .



200 Smaller devices at this same power level would result in increasing forward voltages and thus lower efficiency for the same current. Likewise, smaller devices would run at higher temperatures because of increased die thermal resistance.

Because of the high resistivity of p-type III-nitride layers, LED designs employ metallization along the p-type layers to provide p-side current spreading. Therefore, 205 because of the insulating substrate, the n-side current spreading must occur through the n-type III-nitride layers. These layers are typically  $\sim 2\ \mu\text{m}$  thick with resistivities of  $\sim 10^{-3}\ \Omega\text{-cm}$ . To account for the negligible portion of a typical device resistivity, the distance required for current spreading by the n-type layers should be kept less than  $\sim 200\ \mu\text{m}$ . Therefore, a device larger than  $400 \times 400\ \mu\text{m}^2$  requires multiple n-electrode fingers 210 interposing the p-electrode to keep device series resistance low. As shown above, devices for high light generating capability must be large, e.g.  $> 400 \times 400\ \mu\text{m}^2$ . Therefore, these devices should employ an interposing n-electrode design. This design has serious implications for an inverted structure since the n and p electrodes must be kept electrically isolated in connection to a submount.

215 For an inverted design, using highly reflective electrode metallizations is critical to improve the extraction efficiency. Figure 4 shows LED extraction efficiency vs. p-electrode absorption for an inverted die design in comparison with the conventional (epitaxy-side up) device. The extraction efficiencies plotted in Figure 4 are determined by optical ray-trace modeling of LED die structures ( $1 \times 1\ \text{mm}^2$ ) and include measured 220 optical properties of all the LED materials. All of the inverted devices that were modeled employ sapphire superstrates, while the conventional devices (not inverted) use sapphire substrates. The p-electrode absorption (x-axis) is defined as the percent of light absorbed per pass assuming illumination from an isotropic point source of light within the III-nitride epi layers adjacent to the p-electrode at the wavelength of interest. The p 225 electrode is the dominant factor for light extraction because it extends almost completely across the active area to provide uniform current injection into the p-n junction. Furthermore, the refractive index difference between the sapphire ( $n \sim 1.8$ ) and the III-nitride epitaxial layers ( $n \sim 2.4$ ) results in a large portion of the light generated from the active region being totally-internally-reflected at the sapphire/III-nitride interface. The 230 amount of light trapped in this waveguide is  $\sim \cos((1.8/2.4)^{-1}) = 66\%$  of the total generated light, for isotropic emission from the active region. This light is trapped and

guided laterally along the device towards the sides of the die, as illustrated in Figure 5. While Figure 5 shows a conventional (epitaxy-up) structure, the waveguiding effect is present whether the die is epitaxy-up or inverted. However, because of absorption by the p-electrode, most of the waveguided light is lost before escaping the device. For this reason, extraction efficiency is very sensitive to p-electrode absorption as shown by the data plotted in Figure 4. This is especially significant in large-area, e.g.  $>400 \times 400 \mu\text{m}^2$ , die since the number of passes at the p-electrode before escape is very large. The n electrode is also an optical loss mechanism, but is less significant because it covers less device area.

The ray-trace modeling results shown in Figure 4 suggest that inverted die designs having Ni and/or Au electrodes provide extraction efficiencies from 38 to 47% ( $\lambda=505 \text{ nm}$ ). Conventional epitaxy-side-up devices with semi-transparent NiAu electrodes have an extraction efficiency of 43%. Hence, a Ni and/or Au p electrode in an inverted device does not provide significantly improved extraction efficiency relative to the conventional design.

For an Ag p-electrode, however, the inverted die exhibits a  $\sim 1.7\times$  gain in extraction efficiency over the conventional device. As shown explicitly in Figure 4, to provide increased light extraction beyond a prior art device, the p electrode absorption in an inverted device should be less than 35%. Preferably, the p electrode absorption is less than 25%. While Figure 4 is plotted for the case of 505 nm, the trend in extraction efficiency vs. p-electrode absorption is true regardless of wavelength. It is also important to point out that, while reflectivity is a prime consideration, so also is contact resistance. Poor contact resistance in the p electrode can result in a device with excessively high series resistance and thus reduced light generation capability, as described by Equation 3. For  $350 \times 350 \mu\text{m}^2$  devices, a typical series resistance is  $\sim 30 \Omega$ , corresponding to a device resistivity on the order of  $4 \times 10^{-2} \Omega \text{ cm}^2$ . The p contact resistivity should be much less than this to minimize its contribution to the series resistance. In the present invention, the p specific contact resistivity is preferably less than  $4 \times 10^{-2} \Omega \text{ cm}^2$ .

The combination of low optical absorption and low contact resistivity in a manufacturable process are difficult to achieve for III-nitride devices. For example, Ag makes a good p-type Ohmic contact and is very reflective, but suffers from poor

adhesion to III-nitride layers and from susceptibility to electro-migration in humid environments which can lead to catastrophic device failure. Al is reasonably reflective but does not make good Ohmic contact to p-type III-nitride materials, while other elemental metals are fairly absorbing ( $> 25\%$  absorption per pass in the visible wavelength regime). A possible solution is to use a multi-layer contact which includes a very thin semi-transparent Ohmic contact in conjunction with a thick reflective layer which acts as a current spreading layer. An optional barrier layer is included between the Ohmic layer and the reflective layer. One example of a p-type multi-layer contact is Au/NiO<sub>x</sub>/Al. Typical thicknesses for this metallization scheme are 30/100/1500 Å. Similarly, a suitable n-type GaN multi-layer contact is Ti/Al with typical thicknesses of 30/1500 Å.

Since the p-electrode reflectivity is a dominant factor in extraction efficiency, it must not be compromised in designing for manufacturability. Even though on-wafer testing of inverted III-nitride LEDs is made difficult by the opaque sheet metallization, methods for such testing must not require degrading the reflective nature of the p electrode. For example, openings or semi-transparent regions inserted in the p electrode to allow light to escape upward during on-wafer testing only serve to degrade the efficiency of the finished device, by effectively reducing the p electrode reflectivity. Other methods that do not compromise the p-contact reflectivity should be used.

The present invention provides for a large-area, e.g.  $> 400 \times 400 \mu\text{m}^2$ , high-power LED with maximum light generating capability by reducing the thermal resistance from the p-n junction to the lamp package while increasing light extraction. To accomplish this, the present invention uses an inverted structure employing a low resistivity, opaque, highly reflective p-electrode. A first embodiment is shown in Figures 6a-b.

In the cross-sectional view shown in Figure 6b, the device includes an III-nitride epitaxial heterostructure n-type and undoped layers 11 and p-type layers 12, each in contact with an active region 13. The III-nitride layers 11 are optionally attached to a transparent superstrate 10. The superstrate 10 can be the growth substrate for deposition of the III-nitride layers. In the plan view of the bottom of the LED die shown in Figure 6a, the large area of the device ( $> 400 \times 400 \mu\text{m}^2$ ) requires n-electrode 22 "fingers" interposing the p-electrode metallization 20 to spread current uniformly throughout the device. Such an electrode configuration is required in large-area devices to provide a low

295 series resistance (to overcome the low conductivity III-nitride layers) and thus provide a  
high maximum drive current as specified in Equation 3. Thus, the interposed n-electrode  
configuration is required for large-area devices for maximizing total light generation  
capability. The device is inverted so that light may be taken out through the transparent  
superstrate 10 as well as the sidewalls and provides good extraction efficiency by using a  
300 highly reflective, thick p-electrode metallization 20. The reflectivity of the p-electrode is  
such that its absorption at the LED emission wavelength is less than 25% per pass, as  
described above. The electrode metallizations connect to submount electrodes 52 on a  
submount substrate 50 via interconnects 60. The interconnects make electrical  
connection between the LED and the submount while providing a thermal path for heat  
305 removal from the LED during operation. Although the illustrated embodiments refer to  
solder, the interconnects may be made of elemental metals, metal alloys, semiconductor-  
metal alloys, solders, thermally and electrically conductive pastes or compounds (e.g.,  
epoxies), eutectic joints (e.g., Pd-In-Pd) between dissimilar metals between the LED die  
and submount, Au stud-bumps, or solder bumps.

310 The interconnects are attached to the LED and submount via conductive  
interfaces 41, 54. When solder is used as the interconnect, the conductive interfaces are  
wetable metals. An application process initially determines the interconnect thickness  
and area. One applicable technique is a screen-printing process where paste is applied to  
select areas on the submount wafer or LED. Other techniques include electro-plating,  
315 lift-off, and reflow. For an embodiment using solder as the interconnect, the final  
interconnect thickness and area are determined by the solder volume as well as the  
wetable metals 41 on the LED die and 54 on the submount. The solderable areas on the  
LED are defined through patterning of the wetting metals, or through vias in a patterned  
dielectric passivation layer 42 provided on the LED die. The dielectric passivation 42  
320 layer acts as an electrical isolation layer between the p and n electrodes and is required  
since the solder layers 41 extend across both p and n electrodes. The solderable areas on  
the submount are similarly defined by patterning the solderable metals 54. In an alternate  
embodiment, the wettable areas of the metallization 54 may be defined by a patterned  
dielectric layer. A second set of solderable metal layers 55 may be deposited on the back  
325 of the submount for attachment to the package. Optionally, a suitable solder can be  
deposited directly on the back of the submount. Because the thermal conductivity of any  
underfill material between the LED and submount is very low, e.g.  $<2.0 \text{ W/mK}$ , the

junction-to-package thermal resistance is largely governed by the die/submount solder joint and the submount material and geometry. Assuming heat generation at the p-electrode metallization and one-dimensional flow and ignoring the thermal resistances of thin layers and the submount-package solder joint, the junction-to-package thermal resistance may be written as

$$\Theta_{j-p} = (t_s/\rho_s + t_{sm}/P_{sm}) / A_s, \quad (\text{dielectric ignored}) \quad (7)$$

where  $t_s$  and  $t_{sm}$  are the thicknesses, and  $\rho_s$  and  $P_{sm}$  are the thermal conductivities, of the solder and submount, respectively, and  $A_s$  is the total cross-sectional area of the solder. As shown in Equation 6, the solder area,  $A_s$ , controls thermal resistance. Hence, it is desirable to cover the entire surface of the LED die with the solder. This is not possible as electrical isolation is required between the p and n electrode regions of the LED. Also, the width of this gap between the n and p solderable metals must account for tolerances in die attaching to the submount. Even so, the embodiment in Figure 6a provides ~ 85% solder coverage (defined as the ratio of solderable metal area 41 relative to the p electrode area 20).

An alternate embodiment to that shown in Figures 6a-b includes a sheet reflector that comprises a portion of the p electrode 20 and extends beneath portions of the n electrode 22. An intermetal dielectric is formed between these regions of the n-electrode and the sheet reflector. The intermetal dielectric provides electrical isolation between the n and p electrodes in these regions. Other portions of the n electrode are not covered by the dielectric, to allow electrical connection to the submount. This embodiment reduces light leakage downward through gaps in the LED metallization, compared to the embodiment shown in Figures 6a-b, by reflecting this light upwards.

The interconnect between the LED and submount is made when the solder is placed in a reflow oven at a temperature above the solid temperature of the solder alloy. During reflow, capillary forces and surface tension tend to align solderable metal areas to the solder sheets. This allows for some self-realignment of the LED die to the submount wafer. This self-realignment can be exploited through the use of a fast die-attach machine, allowing one to trade-off initial die-attach accuracy for speed. Further breaking up each p and n solder sheet into multiple sheets can improve self-realignment. In Figure 7, the embodiment shows the p and n solder pads 41 in pairs. The gaps between the

solder sheets are determined by the accuracy of the die-attach machine. The embodiment of Figure 7 has superior self-realignment characteristics in the x and y directions while the embodiment of Figure 6a has predominantly self-realignment characteristics in the y direction.

In Figure 8, the alternate embodiment shows the solderable metals 41 as solder "bars" of equal area. This design has the benefit of good self-realignment along with uniform wetting of the solderable metals during reflow. Uniform wetting occurs because the forces applied between the die and submount are proportional to the area of solder wetting. Uniform wetting is achieved by using a wettable metal pattern that consists of regions of equal area. Uniform wetting prevents the LED die from tilting during reflow and the subsequent cool-down. Maintaining a planar LED attach process means the LED die is less likely to undergo failure mechanisms, e.g. shorting of the p-n junction, which may emerge in the case where portions of the LED die are in close proximity to metallized areas on the submount. Also, the non-tilted LED die orientation provides improved light coupling to the other optical components in the LED lamp or system.

In Figure 9, another embodiment shows the n region solderable metal changed to pads for solder "bumps". The wafer fabrication process is simplified since isolation between the n and p electrodes are no longer required in the vicinity of the n solder pads hence eliminating the need for the dielectric passivation layer 42. The solder bump fabrication is an industry-standard practice, allowing solder connections at the n electrodes to be provided through well-established manufacturing techniques.

In an alternate embodiment, the plan and cross-sectional views shown in Figures 10a and 10b respectively, the entire solder attach interface is provided by solder pads for bumps. To minimize thermal resistance, the number of bumps is maximized to increase the final cross-sectional solder joint area, while minimizing the final solder thickness. The number of bumps is dictated by the state-of-the-art in solder bump formation which puts limits on solder-bump pitch for a given bump diameter. A typical pitch is 200  $\mu\text{m}$  for 100  $\mu\text{m}$  diameter bumps. For a 1  $\text{mm}^2$  die, five rows of 100  $\mu\text{m}$  diameter bumps are feasible. In Figure 10a, one row is two bumps for the n pads. The n-electrode fingers limit the number of bump rows along the p-electrode metallization to four. In this design, the solder area cross-section is maintained to be at least 15% of the area of the p-electrode. The solder area coverage may be increased by expanding the wettable metal

surface area beyond the small vias required for individual bumps. For example, the wettable metal pattern on the LED die may consist of bars, shown in Figure 8, while the solder bumps on the submount are still in the form of a 4x4 array for the p-electrode plus two for the n-electrode. Figures 11a and 11b show cross-sectional views of this

395 embodiment. Figure 11a shows an embodiment that includes vias within a patterned dielectric 42 for solder pads 41 on the LED die. Likewise, a patterned dielectric 53 is provided with vias for solder pads 54 on the submount. In the embodiment shown in Figure 11b, the solderable metal 41 on the LED die is made larger than the solder bumps in order to allow the solder to spread out and wet an area much larger than their

400 individual diameters would provide. This results in a solder area coverage in excess of that of the sum of the individual bumps in Figure 11 a. Also, the solder thickness is effectively reduced. Both of these effects reduce the thermal resistance of the solder junction and allow the LED die to be driven to higher current densities for increased light output.

405 It is further possible to form the solder into arbitrary shapes other than bumps to match the wettable metal patterns on the LED to provide for a device with excellent thermal contact to the submount, shown in Figures 12a-b. Figure 12a shows a plan view of the bottom of the LED. Solderable metals 41 are patterned on the p-electrode 20 and n-electrode 22 metallizations, defining wetting areas for the solder during reflow.

410 Alternatively, the wetting areas may be defined by a dielectric passivation layer 42 as shown in Figs. 6-8. Figure 12b shows a plan view of the submount. While the lateral submount geometry is arbitrary, a hexagonal design is shown. The submount includes a substrate 50, e.g. Si. An optional dielectric layer 51, e.g.  $\text{SiO}_2$  may be included for electrical isolation between the LED die and the submount substrate. Alternatively, the submount substrate may be electrically connected to the LED die for integration with

415 electronic circuits fabricated into the submount substrate. Metallization 52, e.g. Ag or Al, is provided as a reflector for downwardly emitting light from the LED die as well as for wirebonding. A break in the metallization 52 is provided to electrically isolate the p and n regions of the LED die after attachment. Solderable metals 54 are patterned on top of

420 the wirebond metallization 52 to define wetting areas for the solder during reflow. These patterns match those of the solderable metallization 41 on the LED die. As for the LED die, the wetting areas on the submount may be defined by a dielectric passivation layer 53 as shown in Figure 10b. Solder material 60 is deposited on the submount solderable

metallization 54. Alternatively, the solder material 60 may be deposited on the LED die.  
425 The edges of the solder may be recessed slightly from the edges of the solderable metal patterns 54. Control over the solder layout, defined by the wetting areas 41 and 54 and solder pattern 60, depends upon the solder application process. It is preferable that as much of the p-electrode 20 as possible is covered with solder after reflow. The wetting areas in Figures 12a-b provide ~66% coverage of the p-electrode 20 with solder. While  
430 the solder layout in Figures 12a-b is comprised of bars, arbitrary patterns are certainly possible and allow for further increase in solder area coverage of the p-electrode.

A suitable interconnect between the LED and submount can allow the maximum operating temperature of the LED to be increased beyond 130°C, the typical maximum rating. This is the case when the interconnect is thermally stable at temperatures greater  
435 than 130°C. In the case of solder, therefore, it is desirable to use high-temperature solders, e.g. 95/5 Pb/Sn, AuSn, AuSi, and AlSi, for this interface. A high-temperature interconnect raises the maximum junction temperature of the LED and provides a significant increase in maximum driving current and thus light generating capability.

It is important to maintain the integrity of the p electrode during solder reflow.  
440 That is, the reflectivity and contact resistance of this layer should not be degraded by the presence of solderable metal layers or the solder itself. Such degradation may be caused by metal intermixing between the p electrode and the solderable metal layers, or by strain-induced effects such as delamination. For this reason, it may be necessary, to provide barrier layers between the p electrode and the solderable metals. Suitable barrier  
445 layers include, but are not limited to, Ni, Cr, Cu, and Ti.

For large LED die dimensions, the difference in the coefficient of thermal expansion (CTE) between the LED die, the submount, and the casing, may cause fatigue and eventual failure at the LED/submount attach interface under thermal cycling stress conditions. The CTE problem is most likely to occur for large sheet-solder attach designs  
450 than for smaller sheets (or bars or bumps). Therefore, smaller solder shapes may be a preferable method for attaching large LED die. Also, thicker solder sheets or taller solder bumps may provide more compliance between the LED and submount, reducing the risk of failure. The trade-off here between minimizing thermal resistance and the onset of CTE problems results in an optimum solder attach design for a given LED die size. For a



455 1 mm<sup>2</sup> die and 15% solder area coverage, the solder thickness may be as little as 20 μm without causing failures during temperature-cycling stress conditions.

Light extraction of the LED can be increased by providing a textured surface at one of the interfaces of the III-nitride heterostructure. The texturing may be random or ordered. This is illustrated in Figures 13a-c. Figure 13a shows an inverted device  
460 employing a sapphire superstrate. The large refractive index mismatch ( $n \sim 0.6$ ) between the sapphire superstrate and the III-nitride epitaxial layers results in a large portion of the light generated from the active region to be totally-internally-reflected at the sapphire/III-nitride interface. This light is trapped and guided laterally along the device towards the sides of the die. However, because of the many loss mechanisms present in the III-nitride  
465 epi layers and electrodes, most of the waveguided light is lost before escaping the device. In Figure 13b, the interface between the III-nitride heterostructure and the sapphire superstrate is textured in order to scatter light out of the III-nitride layers. This reduces the mean photon path-length within the heterostructure and reduces the effect of internal absorption, thus improving light extraction. A similar effect can be achieved by texturing  
470 the bottom surface of the III-nitride heterostructure, or at one of the interfaces within the heterostructure. Multiple interfaces may be textured in combination to further increase light extraction.

In an alternate embodiment, light extraction is improved by providing an inverted die configuration which includes a high-refractive-index (HRI) ( $n > 1.8$ ) superstrate that  
475 has a closer index match to the III-nitride layers ( $n \sim 2.4$ ) than sapphire ( $n \sim 1.8$ ). A closer index match to the III-nitride layers making up the light generating regions allows more light to be coupled into the thick superstrate and allows light to escape into the ambient before absorption at one of the many loss mechanisms present in and around the III-nitride epitaxial layers. Figure 13c illustrates such an embodiment, wherein a SiC  
480 superstrate is used. The refractive index of SiC is  $\sim 2.6$  and is much closer matched to GaN than sapphire is. Thus, there is very little probability for total internal reflection and consequently no waveguide is formed within the III-nitride layers. Virtually all light generated from the active region is coupled into the superstrate and has a high probability for escape through one of the five exposed superstrate surfaces. Even with an HRI  
485 superstrate, further improvement in light extraction can be gained by texturing one or more interfaces of the III-nitride heterostructure.

To derive full benefit of a HRI superstrate, the superstrate must be substantially transparent with yet? little absorption. Thus, for SiC, the superstrate should be lightly doped or not doped at all, and the growth method should provide a superstrate relatively free of impurities to provide a very low loss optical window for the LED device. For 6H SiC, this is generally the case when the resistivity is greater than 0.5  $\Omega\text{cm}$ . The effects of absorptive loss within SiC are quantified in Figure 14, where extraction efficiency (normalized to a device using a sapphire superstrate) is plotted as a function of distributed loss (absorption coefficient, in  $\text{cm}^{-1}$ ) within the SiC superstrate. These results are obtained by ray-trace modeling of the LRD device structures. Three different thicknesses of SiC are shown. For a SiC superstrate  $\sim 100\text{ }\mu\text{m}$  thick, the absorption coefficient should be less than  $3\text{ cm}^{-1}$ . For thicker substrates, the absorption coefficient must be lower. In the case of a lossless SiC superstrate, the extraction efficiency gains are greater than 1.2x over earlier embodiments within the present invention.

There are many HRI superstrates suitable for improving the light extraction efficiency of a III-nitride LED. In addition to SiC in its many different polytypes (2H, 4H, 6H, both c- and a-axis, 3C, etc.), other materials such as ZnS, ZnSe, YAG, or ZnO, may be used. The HRI superstrates may serve as growth substrates for the III-nitride epi layers or may be attached to the III-nitride epi layers by bonding or a second growth step.

Significant benefit to extraction efficiency may be obtained by providing a light-randomizing surface at one or more of the faces of the HRI superstrate as well on or within the III-nitride heterostructure. Such surfaces are provided naturally on device sidewalls by sawing, for example, or may be achieved by other means, e.g. etching. Also, the superstrate may be shaped to provide for improved extraction efficiency as shown by Krames et. al. in Appl. Phys. Lett. 75, pp. 2365-2367. One such shape is an inverted pyramid design, such that the top surface of the superstrate has a surface area larger than that of its bottom surface. This embodiment is illustrated in Figure 15.

The submount can provide functionality and affect performance. Because it is in the thermal path for heat removal from the LED, the submount material should have high thermal conductivity. Suitable materials include Si, AlN, or BeO. The submount should be relatively thin to reduce thermal resistance. For example, a Si submount should be less than  $250\text{ }\mu\text{m}$ . Si is attractive as a submount material because of its good thermal conductivity,  $\sim 100\text{ W/mK}$ , and capability for integrated electronics. The submount may

provide an electrical isolation between the LED and the package. In this case, two  
520 connections for the anode and cathode are required on the top surface of the submount to  
the package leads. Alternatively, if electrical isolation of the package is unnecessary and  
if the submount is conductive, one electrode can be contacted through the submount to  
the package. Then only one interconnect is required from the top of the submount to the  
opposing lead. The top surface metallization of the submount should be wire bondable  
525 and also reflective, to redirect downward travelling light upwards with high efficiency.  
Hence. Ag and Al are suitable choices for the submount top surface metallization,

The submount shape, as well as the specularity of the reflective metallization atop  
the submount, can impact the optics in an LED lighting system by affecting the apparent  
source size of the LED. Most LEDs require a reflector cup to redirect light emitted  
530 predominantly laterally from the die upwards and within the useful radiation pattern. The  
larger this reflector cup must be, the larger the primary and any secondary lenses must be.  
Since optics costs are proportional to the volume of material required, it is desirable to  
minimize the reflector cup radius. The inclusion of a submount effectively increases the  
size of the LED die, because of the extra space needed for wirebond connections.  
535 Typical wirebond tolerances require that  $\sim 400\text{ }\mu\text{m}$  material extends beyond the LED die  
for reliable wirebonding. Also, dicing the submount wafer requires  $\sim 100\text{ }\mu\text{m}$  of space  
between neighboring LED die. These tolerances result in a significant effective increase  
in LED die size. For example, a  $1\text{ x }1\text{ mm}^2$  LED die would require a  $1.8\text{ x }1.1\text{ mm}^2$  area  
using a rectangular geometry, for the submount. The largest extent of this submount is a  
540 diagonal equal to  $(1.8^2 + 1.1^2)^{1/2} = 2.11\text{ mm}$ , which puts a lower limit on the diameter for  
the reflector cup. Instead, if the submount is shaped as a disk, the largest extent of the  
submount is merely  $1.8\text{ mm}$ . Thus, a disk-shaped submount allows for a significant  
reduction in reflector cup diameter. Because circular cuts can be difficult to manufacture,  
other geometrical shapes which approximate circular disks are preferable. For example,  
545 hexagonal submounts may be fabricated by multiple-pass sawing (three passes instead of  
two) and are preferable to square or rectangular submounts. These ideas are illustrated in  
Figure 16. The reflective metallization on top of the submount should be as specular as  
possible, so as not to create a virtual source in the plane of the submount which is larger  
than the LED die. A virtual source size larger than the LED die would have a deleterious  
550 effect on the radiation pattern of the LED and require larger optics to correct.

The submount, shown in Figures 6b, 9b, and 12b, allows for electronic functionality within the LEB. III-nitride devices are susceptible to electro-static discharge (ESD) damage and may be protected by a power shunting element electrically connected to the LED as described in Antle et. al. US PATENT NO. 5,941,501. For the present invention, a Si submount may be embedded with circuitry for integrated ESD protection. In this case the protection circuits, e.g. a Zener diodes, are connected in parallel with the LED die. Alternatively, back-to-back Zener diodes may be fabricated in parallel with the LED die to allow the LED to be driven by alternating-current power supplies. Other electronic devices may be included within the submount, e.g., photodetectors for monitoring light output or resistors for monitoring current and/or voltage. These devices will allow an integrated system to provide closed-loop feedback control for maintaining constant light-output operation.

A submount provides for an LED based on multiple series-interconnected light-emitting diodes in a monolithic structure as shown in Figure 17a. The assembly has four serially connected LEDs that are electrically isolated via etching to remove III-nitride material to form a trench 80 between them. The etching proceeds to at least the undoped III-nitride layers. The electrical interconnections are provided by metallic traces 81 laid out on the submount (not shown). The solder metallization is designed so that the diodes are electrically connected to the submount metallic traces via the solder. The resulting device may be represented by the electronic circuit shown in Figure 17b. This device thus operates at 4x the voltage, and 4x less current, than a conventional LED of the same active junction area. For example, a 1 mm<sup>2</sup> conventional III-nitride LED may operate at 3.0 V and 350 mA. This same active junction area, broken up into four series-interconnected LEDs as shown in Figure 17a, provides a device operating at 12.0 V and 87.5 mA. This higher voltage, lower current operation places less demand on the electronic driver circuit for the LED. In fact, the electronic driver circuit can run at higher efficiency at higher voltages, improving the overall efficiency of the LED lighting system. This embodiment, a monolithic device, is preferred over a conventional approach of attaching individual LED die in series. In the conventional approach, the total area taken up by the LED die is increased because of the tolerances required by die-attach machines. This undesirably increases the optical source size of the total LED and requires an increase in subsequent optics sizes in the LED system. In the preferred embodiment, the diodes may be spaced as close together as allowed by the trench etching

for electrical isolation. The trench width may be as small as a few microns, so that the  
585 packing density of diodes in the embodiment can be very high. As shown in Figure 18,  
the four  $1\text{ mm}^2$  LED die are monolithically fabricated and share a single superstrate and  
submount. The metal traces 81 on the submount electrical) connect the four LEDs in  
series. While each  $1\text{ mm}^2$  LED normal- operates at 3V, the four serially-connected LED  
module in Figure 18 operates at 12V. The submount design is hexagonal to reduce the  
590 effective optical source size of the module.

The trace metallization 81 is used for wirebonding for external connection and  
consists of a reflective metallization, e.g. Ag or Al.

Light extraction efficiency may be further improved by placing the active region  
layers near the highly reflective p-electrode. When the center of the active region is  
595 brought within approximately an odd multiple of quarter-wavelengths of light within the  
material ( $\sim \lambda/4n$ ) from the reflective p-electrode, constructive interference of the  
downward and upward travelling light results in a radiation pattern that emits power  
preferentially in the upward direction. This enhancement is in a direction close to normal  
to the III-nitride/substrate and is not susceptible to total internal reflection back into the  
600 III-nitride epi layers. Alternatively, slight detuning of the resonance condition, by  
moving the active region slightly closer to (or farther from) the p-electrode reflector, may  
be preferred to optimize the light extraction improvement for total flux in all directions.  
For maximum efficiency in most applications, the distance between the active region and  
the p-electrode should be approximately one quarter-wavelength.

605 Figure 19 illustrates a process flowchart for fabricating the LED die. In step 91, a  
III-nitride heterostructure is deposited on a growth substrate. In step 92, contacts are  
applied to the III-nitride heterostructure, etching if necessary. The p-contact is opaque  
and electrically connected to the p-type layer while the n-contact is electrically connected  
to the n-type layer. In optional steps 93 and 94, an intermetal dielectric is applied over at  
610 least the n-contact in regions where the n-contact interposes the p-contact and a sheet  
reflector is applied respectively. In step 95, an optional barrier layer is applied to protect  
the contacts and reflector from solder. In step 96, solderable metals are applied. In  
optional step 97, the solderable metals are patterned. In step 98, dielectric is applied to  
define the solderable areas. In step 99, the dielectric is patterned. The LED die may be  
615 attached to the submount after step 97 or step 99.

Figure 20 illustrates a process flowchart for attaching the LED to the submount. In step 100, solder is applied to the submount wafer. In step 101, a joint is formed between the LED die and the submount. In optional step 102, underfill is dispensed between the LED die and the submount. In step 103, the submount wafer is separated. In  
620 step 104, the die and submount are attached to the package.

Alternatively, step 105 is completed in lieu of steps 100, 101, and 102. In step 105, solder is applied to the LED. In step 106, a joint is formed between the LED die and the submount wafer. In optional step 107, underfill is dispensed between the LED die and submount.

## 625 CLAIMS:

We claim:

1           1.       A method for fabricating an inverted light emitting device comprising the  
2 steps of:  
3           depositing a III-nitride heterostructure on a growth structure;  
4           forming a p and an n electrode, electrically connected to the respective contacting  
5 layer;  
6           applying barrier layers;  
7           preparing the III-nitride heterostructure; and  
8           attaching a submount to the device.

1           2.       A method, as defined in claim 1, wherein the step of attaching the  
2 submount includes:  
3           applying solder to the submount wafer;  
4           forming a joint between the III-nitride heterostructure and the submount wafer;  
5           dicing the submount wafer; and  
6           attaching the submount to the package.

1           3.       A method, as defined in claim 2, wherein the step of attaching the  
2 submount further comprises the step of dispensing underfill between the III-nitride  
3 heterostructure and the submount wafer prior to the step of dicing the submount wafer.

1           4.       A method, as defined in claim 2, wherein the step of forming a joint  
2 comprises the step of forming a eutectic bond between the III-nitride heterostructure and  
3 the submount.

1           5.       A method, as defined in claim 2, wherein the step of forming a joint  
2 comprises the step of forming a solder joint between the III-nitride heterostructure and  
3 the submount.

1           6.       A method for fabricating an inverted light emitting device, as defined in  
2 claim 1, wherein the step of attaching comprises the steps of:  
3           applying solder to the III-nitride heterostructure;

4 dicing the submount wafer;  
5 attaching the submount to the package; and  
6 forming a joint between the III-nitride heterostructure and the submount.

1 7. A method, as defined in claim 6, further comprising the step of dispensing  
2 underfill between the UI-nitride heterostructure and submount.

1 8. A method, as defined in claim 6, wherein the step of forming a joint  
2 comprises the step of forming a eutectic bond between the III-nitride heterostructure and  
3 the submount.

1 9. A method, as defined in claim 6, wherein the step of forming a joint  
2 comprises the step of forming a solder joint between the III-nitride heterostructure and  
3 the submount.

1 10. A method, as defined in claim 1, further comprising the steps of:  
2 depositing an intermetal dielectric to electrically isolate the p and n-electrodes;  
3 and  
4 applying a sheet reflector,  
5 wherein the steps of depositing an intermetal dielectric and applying a sheet reflector  
6 precede the step of applying barrier layers.

1 11. A method, as defined in claim 1, wherein the step of preparing the III-  
2 nitride heterostructure comprises the steps of:  
3 applying solderable metals to the III-nitride heterostructure; and  
4 patterning the solderable metals.

1 12. A method, as defined in claim 11, further comprising the steps of:  
2 applying a dielectric; and  
3 patterning the dielectric.



- 1           13.     A method, as defined in claim 1, wherein the step of preparing the III-  
2     nitride heterostructure comprises the steps of:  
3           applying solderable metals to the III-nitride heterostructure; applying a dielectric;  
4     and  
5           patterning the dielectric.

1/23




FIG.1  
PRIOR ART




FIG.2  
PRIOR ART

3/23




FIG.3

4/23




FIG.4




FIG.5  
PRIOR ART

6/23




FIG. 6(a)

7/23




FIG. 6(b)



8/23




FIG. 7

9/23




FIG. 8

10/23




FIG. 9

11/23




FIG.10(a)

12/23




FIG.10(b)

13/23




FIG.11(a)




FIG.11(b)





FIG. 12A



SUBMOUNT

FIG. 12B




FIG.13(a)




FIG.13(b)




FIG.13(c)



16/23




FIG.14

17/23




FIG.15

18/23




FIG.16

19/23




FIG. 17(a)

20/23




FIG.17(b)

21/23




FIG.18

22/23




FIG.19

23/23




FIG.20



# INTERNATIONAL SEARCH REPORT

International Application No

PCT/US 00/35303

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H01L33/00 H01L27/15

According to International Patent Classification (IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ, WPI Data, INSPEC

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 12, 29 October 1999 (1999-10-29) -& JP 11 191641 A (MATSUSHITA CO), 13 July 1999 (1999-07-13) paragraphs '0026!-'0065! ---	1-9, 11
Y		10, 12, 13
X	PATENT ABSTRACTS OF JAPAN vol. 1999, no. 11, 30 September 1999 (1999-09-30) -& JP 11 150297 A (NICHIA CHEM IND), 2 June 1999 (1999-06-02) the whole document ---	1
Y		10, 12, 13
X	US 5 557 115 A (SHAKUDA Y) 17 September 1996 (1996-09-17) column 5, line 3 -column 7, line 41 ---	1
A		4-6, 8-13
	-/--	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents:

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

- \*I\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- \*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- \*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- \*G\* document member of the same patent family

Date of the actual completion of the international search

31 May 2001

Date of mailing of the international search report

07/06/2001

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

van der Linden, J.E.

# INTERNATIONAL SEARCH REPORT

Intern. Application No

PCT/US 00/35303

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 926 744 A (HEWLETT PACKARD CO) 30 June 1999 (1999-06-30) cited in the application the whole document ---	1
A	TAN Q ET AL: "Soldering technology for optoelectronic packaging" ELECTRONIC COMPONENTS & TECHNOL, 1996, pages 26-36, XP000646646 the whole document ---	1,4-6,8, 9
A	HAN H ET AL: "Electroplated solder joints for optoelectronic applications" ELECTRONIC COMPONENTS & TECHNOL, 1996, pages 963-966, XP000646645 the whole document ---	1,4-6,8, 9,11,13
A	"Barrier layer in the metallisation of semiconductor diode lasers" RESEARCH DISCLOSURE, KENNETH MASON PUBLICATIONS, HAMPSHIRE, 1994, no. 360, page 179 XP000446545 ISSN: 0374-4353 the whole document -----	1

# INTERNATIONAL SEARCH REPORT

information on patent family members

International Application No

PCT/US 00/35303

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 11191641 A	13-07-1999	JP 3130292 B	31-01-2001
JP 11150297 A	02-06-1999	NONE	
US 5557115 A	17-09-1996	JP 8056014 A	27-02-1996
		JP 8064872 A	08-03-1996
EP 0926744 A	30-06-1999	JP 11186598 A	09-07-1999
		JP 11186599 A	09-07-1999
		US 6194743 B	27-02-2001